# APOLLO: Automatic Partition-based Operator Fusion through Layer by Layer Optimization

#### Presenter: Bojian Zheng

 ${\sf EcoSystem}\ {\sf Research}\ {\sf Group},\ {\sf University}\ {\sf of}\ {\sf Toronto},\ {\sf Toronto}$ 

presenting on behalf of

Jie Zhao<sup>1</sup> Xiong Gao<sup>2</sup> Ruijie Xia<sup>2</sup> Zhaochuang Zhang<sup>2</sup> Deshi Chen<sup>2</sup> Lei Chen<sup>3</sup> Renwei Zhang<sup>2</sup> Zhen Geng<sup>2†</sup> Bin Cheng<sup>2</sup> Xuefeng Jin<sup>2</sup>

<sup>1</sup>State Key Laboratory of Mathematical Engineering and Advanced Computing, Zhengzhou 
<sup>2</sup>Huawei Technologies Co. Ltd., Hangzhou, Beijing and Shenzhen 
<sup>3</sup>Hong Kong University of Science and Technology, Hong Kong 

†Now is with the Parallel Computing Software Team at Alibaba, Hangzhou

Fifth Conference on Machine Learning and Systems (MLSys'22)

2022.08.29, Santa Clara, CA, USA

#### Outline

- Introduction
- 2 Partition Phase
- 3 Fusion Phase
- 4 Putting It All Together
- 6 Results
- 6 Conclusion


## Fusion in Deep Learning Compilers

 fusion is an important transformation for making use of faster local memory, but it was NOT exploited by deep learning frameworks like TensorFlow [1] and Pytorch [10].




## Fusion in Deep Learning Compilers

- fusion is an important transformation for making use of faster local memory, but it was NOT exploited by deep learning frameworks like TensorFlow [1] and Pytorch [10].
- In recent years, fusion has fascinated massive attentions in deep learning compilers.




#### Fusion in Deep Learning Compilers


- fusion is an important transformation for making use of faster local memory, but it was NOT exploited by deep learning frameworks like TensorFlow [1] and Pytorch [10].
- In recent years, fusion has fascinated massive attentions in deep learning compilers.



• While extensively investigated, fusion in these deep learning compilers can be inspected in different ways.



A primitive/compound operator is denoted using a circle or a box. A compond operator is composed of multiple primitive operators. These operators constitute two sub-graphs.



A primitive/compound operator is denoted using a circle or a box. A compond operator is composed of multiple primitive operators. These operators constitute two sub-graphs.

 Graph compilers like XLA [5] and DLVM [12] did not consider compute-intensive operators (op<sub>3</sub> or op<sub>5</sub>), isolating each of the two sub-graphs into multiple components.




A primitive/compound operator is denoted using a circle or a box. A compond operator is composed of multiple primitive operators. These operators constitute two sub-graphs.


- Graph compilers like XLA [5] and DLVM [12] did not consider compute-intensive operators ( $op_3$  or  $op_5$ ), isolating each of the two sub-graphs into multiple components.
- Tensor compilers including TVM [3], TC [11] and Tiramisu [2] execute a routine transformation orchestration (first node grouping and next loop fusion), subject to the scalability issue [15, 9] caused by the constraints from the upstream graph engine.



A primitive/compound operator is denoted using a circle or a box. A compond operator is composed of multiple primitive operators. These operators constitute two sub-graphs.


- Graph compilers like XLA [5] and DLVM [12] did not consider compute-intensive operators (op<sub>3</sub> or op<sub>5</sub>), isolating each of the two sub-graphs into multiple components.
- Tensor compilers including TVM [3], TC [11] and Tiramisu [2] execute a routine transformation orchestration (first node grouping and next loop fusion), subject to the scalability issue [15, 9] caused by the constraints from the upstream graph engine.
- More recent works [6, 8, 17] investigated horizontal fusion between independent operators, e.g., (op<sub>1</sub> and op<sub>2</sub>), but training workloads and dedicated chips were rarely considered.






The partition phase


The fusion phase




- The partition phase
  - considers compute-intensive operators (missed by XLA [5]);
- The fusion phase




- The partition phase
  - considers compute-intensive operators (missed by XLA [5]);
  - defines rules with the awareness of its loop optimizer's requirements (not investigated by TVM [3]).
- The fusion phase




- The partition phase
  - considers compute-intensive operators (missed by XLA [5]);
  - defines rules with the awareness of its loop optimizer's requirements (not investigated by TVM [3]).
- The fusion phase
  - addresses the scalability issue of existing polyhedral compilers [16, 11];




- The partition phase
  - considers compute-intensive operators (missed by XLA [5]);
  - defines rules with the awareness of its loop optimizer's requirements (not investigated by TVM [3]).
- The fusion phase
  - addresses the scalability issue of existing polyhedral compilers [16, 11];
  - goes beyond the recent works [8, 17] by enabling memory and parallelism stitching for training workloads on a dedicated accelerator.







• A graph is first simplified through



- A graph is first simplified through
  - algebraic simplification (also used by [5])
  - data-flow optimization (also considered by nGraph [4])
  - control-flow optimization
  - data layout transformation



- A graph is first simplified through
  - algebraic simplification (also used by [5])
  - data-flow optimization (also considered by nGraph [4])
  - control-flow optimization
  - data layout transformation
- ullet A sub-graph cluster  $\mathcal{P}$  (i.e., the set of colored operators) is next extracted with two kinds of operators excluded



- A graph is first simplified through
  - algebraic simplification (also used by [5])
  - data-flow optimization (also considered by nGraph [4])
  - control-flow optimization
  - data layout transformation
- ullet A sub-graph cluster  $\mathcal{P}$  (i.e., the set of colored operators) is next extracted with two kinds of operators excluded
  - user-defined and/or extraordinary operators with complex computational logic, e.g., all-reduce used in training speech recognition.
  - control flow operators like TensorFlow's RefSwitch.



$$S(t_i) = t_i - \ln(\sum_{j=1}^N e^{t_j})$$

• The use of activation functions is one of the major reasons that result in the complex dependence patterns of compound operators in an  $\mathcal{F}_x$ .

$$S(t_i) = t_i - \ln(\sum_{j=1}^N e^{t_j})$$

 It requires two operations, one computing the logarithm and the other performing the subtraction.

# Opening Compound Operators within each Sub-graph $\mathcal{F}_{\scriptscriptstyle \mathcal{X}}$

$$S(t_i) = t_i - \ln(\sum_{j=1}^N e^{t_j})$$

- It requires two operations, one computing the logarithm and the other performing the subtraction.
- When tiled, the subtraction must wait for the completion of all simultaneously executed tiles of the reduction, preventing the fusion between the two tiled operations.

$$S(t_i) = t_i - \ln(\sum_{j=1}^N e^{t_j})$$

- It requires two operations, one computing the logarithm and the other performing the subtraction.
- When tiled, the subtraction must wait for the completion of all simultaneously executed tiles of the reduction, preventing the fusion between the two tiled operations.
- We open a compound operator by removing its operator boundary.

$$S(t_i) = t_i - \ln(\sum_{j=1}^N e^{t_j})$$

- It requires two operations, one computing the logarithm and the other performing the subtraction.
- When tiled, the subtraction must wait for the completion of all simultaneously executed tiles of the reduction, preventing the fusion between the two tiled operations.
- We open a compound operator by removing its operator boundary.



$$S(t_i) = t_i - \ln(\sum_{j=1}^N e^{t_j})$$

- It requires two operations, one computing the logarithm and the other performing the subtraction.
- When tiled, the subtraction must wait for the completion of all simultaneously executed tiles of the reduction, preventing the fusion between the two tiled operations.
- We open a compound operator by removing its operator boundary.



$$S(t_i) = t_i - \ln(\sum_{j=1}^N e^{t_j})$$

- It requires two operations, one computing the logarithm and the other performing the subtraction.
- When tiled, the subtraction must wait for the completion of all simultaneously executed tiles of the reduction, preventing the fusion between the two tiled operations.
- We open a compound operator by removing its operator boundary.







# Merging Primitive Operators within each Micro-graph $\mathcal{G}_y$

• A micro-graph  $G_v$  is built by merging primitive operators using rules.

Rules	$\mathcal{G}_{p}$	$\mathcal{G}_c$	$\mathcal{G}_{a}$
0	element-wise	element-wise	element-wise
2	broadcast	element-wise	broadcast
3	broadcast	broadcast	broadcast
4	element-wise	reduction	reduction
6	broadcast	reduction	reduction
①-transpose	element-wise/broadcast	transpose	transpose
6-matmul	matmul	element-wise	matmul
<b>6</b> -matmul	element-wise	matmul	matmul
<b>6</b> -conv	conv	element-wise	conv
<b>6</b> -conv	element-wise	conv	conv

- $\mathcal{G}_p$  and  $\mathcal{G}_c$  hold a producer-consumer relation;  $\mathcal{G}_a$  is the merged micro-graph.
- How  $\mathcal{G}_p$  and  $\mathcal{G}_c$  are classified are defined in the paper.

# Merging Primitive Operators within each Micro-graph $\mathcal{G}_y$

• A micro-graph  $\mathcal{G}_{v}$  is built by merging primitive operators using rules.

Rules	$\mathcal{G}_p$	$\mathcal{G}_c$	$\mathcal{G}_{a}$
1	element-wise	element-wise	element-wise
2	broadcast	element-wise	broadcast
3	broadcast	broadcast	broadcast
4	element-wise	reduction	reduction
6	broadcast	reduction	reduction
<ul><li>transpose</li></ul>	element-wise/broadcast	transpose	transpose
<b>6</b> -matmul	matmul	element-wise	matmul
6-matmul	element-wise	matmul	matmul
<b>6</b> -conv	conv	element-wise	conv
<b>6</b> -conv	element-wise	conv	conv

- $\mathcal{G}_p$  and  $\mathcal{G}_c$  hold a producer-consumer relation;  $\mathcal{G}_a$  is the merged micro-graph.
- ullet How  $\mathcal{G}_p$  and  $\mathcal{G}_c$  are classified are defined in the paper.
- In particular, the definition classifies reshaping operations, (batched) matrix multiplication and convolution as opaque operators.

# Merging Primitive Operators within each Micro-graph $\mathcal{G}_y$

• A micro-graph  $\mathcal{G}_{V}$  is built by merging primitive operators using rules.

Rules	$\mathcal{G}_p$	$\mathcal{G}_c$	$\mathcal{G}_{a}$
1	element-wise	element-wise	element-wise
2	broadcast	element-wise	broadcast
3	broadcast	broadcast	broadcast
4	element-wise	reduction	reduction
6	broadcast	reduction	reduction
<ul><li>transpose</li></ul>	element-wise/broadcast	transpose	transpose
6-matmul	matmul	element-wise	matmul
6-matmul	element-wise	matmul	matmul
<b>6</b> -conv	conv	element-wise	conv
<b>6</b> -conv	element-wise	conv	conv

- $\mathcal{G}_p$  and  $\mathcal{G}_c$  hold a producer-consumer relation;  $\mathcal{G}_a$  is the merged micro-graph.
- How  $\mathcal{G}_p$  and  $\mathcal{G}_c$  are classified are defined in the paper.
- In particular, the definition classifies reshaping operations, (batched) matrix multiplication and convolution as opaque operators.
- These rules do not need to cover all composition patterns of operators, since some pair of operators should not be fused.

• A  $G_y$  is converted into a sequence of loop nests and used to produce a single kernel through our prior polyhedral loop optimizer AKG [16].

• A  $\mathcal{G}_y$  is converted into a sequence of loop nests and used to produce a single kernel through our prior polyhedral loop optimizer AKG [16].

```
for i in [0,M)
  for j in [0,N)
  for j in [0,N)
  for j in [0,N){
    a(i,j)=a(i,j)+bias; //$S_1$
  for i in [0,M/2)
    for j in [0,N/2)
    pool(i,j)=max(a(2i,2j),
        a(2i+1,2j+1)); //$S_2$
}
for i in [0,M)
  for j in [0,M)
    a(i,j)=a(i,j)+bias; //$S_1$
    if(i+1) mod 2 = 0 and (j+1) mod 2 = 0
    pool((i-1)/2,(j-1)/2)=
        max(a(i-1,j-1),a(i,j-1),
        a(2i+1,2j+1)); //$S_2$
}
```

 But AKG's fusion algorithm still suffers from the scalability issue caused by (automatically computed) large loop shifting factors.

• A  $\mathcal{G}_y$  is converted into a sequence of loop nests and used to produce a single kernel through our prior polyhedral loop optimizer AKG [16].

```
for i in [0,M)
  for j in [0,N)
  for j in [0,N)
  for j in [0,N){
    a(i,j)=a(i,j)+bias; //$S_1$
  for i in [0,M/2)
    for j in [0,N/2)
    pool(i,j)=max(a(2i,2j),
        a(2i+1,2j+1)); //$S_2$
}
for i in [0,M)
  for i in [0,M)
    a(i,j)=a(i,j)+bias; //$S_1$
    if(i+1) mod 2 = 0 and (j+1) mod 2 = 0
    pool((i-1)/2,(j-1)/2)=
        max(a(i-1,j-1),a(i,j-1),
        a(2i+1,2j+1)); //$S_2$
}
```

- But AKG's fusion algorithm still suffers from the scalability issue caused by (automatically computed) large loop shifting factors.
- APOLLO considers this when defining rules for building a  $\mathcal{G}_{y}$ .

• A  $\mathcal{G}_y$  is converted into a sequence of loop nests and used to produce a single kernel through our prior polyhedral loop optimizer AKG [16].

- But AKG's fusion algorithm still suffers from the scalability issue caused by (automatically computed) large loop shifting factors.
- ullet APOLLO considers this when defining rules for building a  $\mathcal{G}_y$ .
- As the loop nest composition of a  $\mathcal{G}_y$  is always predictable thanks to our aggregation rules, polyhedral loop fusion heurstics are not challenged by the scalability issue in our framework.

• A  $\mathcal{G}_{v}$  is converted into a sequence of loop nests and used to produce a single kernel through our prior polyhedral loop optimizer AKG [16].

```
for i in [0,M)
                                    for i in [0,M)
  for i in [0.N)
                                      for i in [0.N){
    a(i,j)=a(i,j)+bias; //$S_1$
                                        a(i,j)=a(i,j)+bias; //$S_1$
for i in [0, M/2)
                                        if(i+1) \mod 2 = 0 and (i+1) \mod 2 = 0
  for i in [0.N/2)
                                          pool((i-1)/2,(j-1)/2) =
    pool(i,j)=max(a(2i,2j),
                                            max(a(i-1,j-1),a(i,j-1),
      a(2i,2j+1), a(2i+1,2j),
                                            a(i-1,j),a(i,j)); //$S_2$
      a(2i+1,2i+1)): //$S 2$
```

- But AKG's fusion algorithm still suffers from the scalability issue caused by (automatically computed) large loop shifting factors.
- APOLLO considers this when defining rules for building a  $\mathcal{G}_{v}$ .
- As the loop nest composition of a  $\mathcal{G}_{V}$  is always predictable thanks to our aggregation rules, polyhedral loop fusion heurstics are not challenged by the scalability issue in our framework.
- We design and implement a framework called PANAMERA [14] to optimize a reduction not fused with its follow-up elementwise operators.

# Memory Stitching between multiple $G_y$ 's

 Micro-graphs often end with reductions. We define complementary rules to exploit the stitching possibilities between them.

Rules	$\mathcal{G}_p$	$\mathcal{G}_c$	$\mathcal{G}_{a}$
7	reduction	element-wise/broadcast	reduction
8	reduction	reduction	reduction

## Memory Stitching between multiple $\mathcal{G}_{y}$ 's

 Micro-graphs often end with reductions. We define complementary rules to exploit the stitching possibilities between them.

Rules	$\mathcal{G}_p$	$\mathcal{G}_c$	$\mathcal{G}_{a}$	
7	reduction	element-wise/broadcast	reduction	
8	reduction	reduction	reduction	

• When performing memory stitching between  $\mathcal{G}_y$ 's, the complexity of an ending reduction can complicate Layer II.

## Memory Stitching between multiple $G_y$ 's

 Micro-graphs often end with reductions. We define complementary rules to exploit the stitching possibilities between them.

Rι	ıles	$\mathcal{G}_p$	${\cal G}_c$	$\mathcal{G}_{a}$	
	7)	reduction	element-wise/broadcast	reduction	
(	3	reduction	reduction	reduction	

- When performing memory stitching between  $G_y$ 's, the complexity of an ending reduction can complicate Layer II.
- We rely on PANAMERA [14] to convert all reductions into three canonical forms *all*-reduce, *x*-reduce and *y*-reduce.

## Memory Stitching between multiple $G_y$ 's

 Micro-graphs often end with reductions. We define complementary rules to exploit the stitching possibilities between them.

Rules	$\mathcal{G}_p$	$\mathcal{G}_c$	$\mathcal{G}_{a}$	
7	reduction	element-wise/broadcast	reduction	
8	reduction	reduction	reduction	

- When performing memory stitching between  $G_y$ 's, the complexity of an ending reduction can complicate Layer II.
- We rely on PANAMERA [14] to convert all reductions into three canonical forms *all*-reduce, *x*-reduce and *y*-reduce.

```
for i in [0,M) and j in [0,N) and k in [0,P) and l in [0,Q)
    a(i,j,k,l) = a(i,j,k,l) + bias
for i in [0,M) and j in [0,N) and k in [0,P) and l in [0,Q)
    b(i,k) += a(i,j,k,l)

for x in [0,M*P) and y in [0,N*Q) for x in [0,M*P) and y in [0,N*Q){
    a(x/P,y/Q,x%P,y%Q) = a(x/P,y/Q,x%P,y%Q) + bias a(x/P,y/Q,x%P,y%Q) = ...
for x in [0,M*P) and y in [0,N*Q) b(x/P,x%P) += ...
    b(x/P,x%P) += a(x/P,y/Q,x%P,y%Q)
}
```

• Canonicalizing reductions guarantees the matching between the loop dimensions of two  $\mathcal{G}_{v}$ 's that are to be stitched in faster memory.

# Parallelism Stitching independent $\mathcal{G}_{y}$ 's or $\mathcal{F}_{x}$ 's

• Layer I & II did not consider the parallelism between  $\mathcal{G}_{V}$ 's or  $\mathcal{F}_{X}$ 's.

## Parallelism Stitching independent $\mathcal{G}_{V}$ 's or $\mathcal{F}_{X}$ 's

- Layer I & II did not consider the parallelism between  $\mathcal{G}_y$ 's or  $\mathcal{F}_x$ 's.
- Such parallelism mainly exists between the branches of a multi-head/-tail operator.

## Parallelism Stitching independent $\mathcal{G}_{V}$ 's or $\mathcal{F}_{X}$ 's

- Layer I & II did not consider the parallelism between  $\mathcal{G}_y$ 's or  $\mathcal{F}_x$ 's.
- Such parallelism mainly exists between the branches of a multi-head/-tail operator.
- Layer III detects such parallelism by traversing backward/forward along a branch and terminating until another multi-head/-tail operator is reached.

## Parallelism Stitching independent $\mathcal{G}_{y}$ 's or $\mathcal{F}_{x}$ 's

- Layer I & II did not consider the parallelism between  $\mathcal{G}_y$ 's or  $\mathcal{F}_x$ 's.
- Such parallelism mainly exists between the branches of a multi-head/-tail operator.
- Layer III detects such parallelism by traversing backward/forward along a branch and terminating until another multi-head/-tail operator is reached.
- The independent operators that belong to different branches can be stitched, with a cost model

$$gain = \sum_{op=m}^{k} cost_{op} - \max_{m \le op \le k} (cost_{op})$$

used to determine the number of stitched operators.


# Parallelism Stitching independent $\mathcal{G}_y$ 's or $\mathcal{F}_x$ 's

- Layer I & II did not consider the parallelism between  $\mathcal{G}_y$ 's or  $\mathcal{F}_x$ 's.
- Such parallelism mainly exists between the branches of a multi-head/-tail operator.
- Layer III detects such parallelism by traversing backward/forward along a branch and terminating until another multi-head/-tail operator is reached.
- The independent operators that belong to different branches can be stitched, with a cost model


$$gain = \sum_{op=m}^{k} cost_{op} - \max_{m \le op \le k} (cost_{op})$$

used to determine the number of stitched operators.


 A compute-intensive operator is excluded in such a traverse, since its huge amount of data usually consumes up the hardware resources.




• To make APOLLO applicable to both training and inference workloads, APOLLO is also complemented through the following steps.



- ullet To make APOLLO applicable to both training and inference workloads, APOLLO is also complemented through the following steps.
- Auto-tuning: APOLLO captures the loop composition of a  $\mathcal{G}_X$  that are prevented from parallelization by Cost Model (3) of the paper.



- To make APOLLO applicable to both training and inference workloads, APOLLO is also complemented through the following steps.
- **Auto-tuning**: APOLLO captures the loop composition of a  $\mathcal{G}_x$  that are prevented from parallelization by Cost Model (3) of the paper.
- **Piecewise compilation** is performed alongthe red/violet arrows, further reducing compilation overhead.



- To make APOLLO applicable to both training and inference workloads, APOLLO is also complemented through the following steps.
- **Auto-tuning**: APOLLO captures the loop composition of a  $\mathcal{G}_x$  that are prevented from parallelization by Cost Model (3) of the paper.
- Piecewise compilation is performed alongthe red/violet arrows, further reducing compilation overhead.
- Code generation supports both GPUs and Huawei Ascend 910 chips [7].

- Experiments are conducted using five training workloads.
- Generated CUDA code on GPUs is executed using CUDA Toolkit 10.1 with -O3 enabled.
- Generated CCE code on Ascend 910 is executed using the later's native compiler.
- The geometric mean of 10 executions is reported.
- Case study on sub-graphs, results of inference workloads and compilation overhead are reported in the paper.

BT: BERT; TR: Transformer; WD: Wide&Deep; YO: Yolo-v3; FM: DeepFM; b.s.: batch sizes; TF: TensorFlow; MS: MindSpore; imp.: improvements

models	b.s.	TF	XLA/TF	MS	APOLLO/MS	imp.
D.T	32	167	105%	135	252%	39%
BT-base	64	200.8	129%	183.6	212%	23%
TR	8	6750	16%	5122	84%	20%
IR	16	9500	11%	10868	59%	64%
WD	16000	1133696	15%	762086	123%	48%
	32000	1470221	5%	836820	121%	20%
YO	4	33.11	15%	39.48	46%	51%
YU	8	56.00	12%	75.01	10%	31%
FM	8192	26117	-1%	479744	151%	-
FIVI	16384	30279	-2%	543024	167%	-

BT: BERT; TR: Transformer; WD: Wide&Deep; YO: Yolo-v3; FM: DeepFM; b.s.: batch sizes; TF: TensorFlow; MS: MindSpore; imp.: improvements


models	b.s.	TF	XLA/TF	MS	APOLLO/MS	imp.
BT-base	32	167	105%	135	252%	39%
B I -base	64	200.8	129%	183.6	212%	23%
TR	8	6750	16%	5122	84%	20%
IK	16	9500	11%	10868	59%	64%
WD	16000	1133696	15%	762086	123%	48%
	32000	1470221	5%	836820	121%	20%
YO	4	33.11	15%	39.48	46%	51%
YU	8	56.00	12%	75.01	10%	31%
FM	8192	26117	-1%	479744	151%	-
FIVI	16384	30279	-2%	543024	167%	_

 APOLLO helps MindSpore outperforms TensorFlow and XLA by  $1.86 \times$  and  $1.37 \times$ , respectively.

BT: BERT; TR: Transformer; WD: Wide&Deep; YO: Yolo-v3; FM: DeepFM; b.s.: batch sizes; TF: TensorFlow; MS: MindSpore; imp.: improvements

models	b.s.	TF	XLA/TF	MS	APOLLO/MS	imp.
DT.	32	167	105%	135	252%	39%
BT-base	64	200.8	129%	183.6	212%	23%
TR	8	6750	16%	5122	84%	20%
	16	9500	11%	10868	59%	64%
WD	16000	1133696	15%	762086	123%	48%
	32000	1470221	5%	836820	121%	20%
YO	4	33.11	15%	39.48	46%	51%
	8	56.00	12%	75.01	10%	31%
FM	8192	26117	-1%	479744	151%	-
	16384	30279	-2%	543024	167%	-

APOLLO helps MindSpore outperforms TensorFlow and XLA by



Execution times of MindSpore's model zoo (y axis: log scaled time in ms; lower is better). On average, APOLLO improves MindSpore by 29.6%.

#### Results on Multiple GPUs

BT: BERT; WD: Wide&Deep; FM: DeepFM; batch sizes in parenthesis; TF: TensorFlow; MS: MindSpore; imp.: improvements

models	GPUs	TF	XLA/TF	MS	APOLLO/MS	imp.
BT-base(32)	8	1244.9	96%	944.4	247%	34%
BT-base(64)	8	1555.4	117%	1333.1	222%	27%
BT-large(4)	4	66.94	33%	37.62	133%	-2%
WD(16000)	8	8086178	1%	4964319	87%	13%
FM(16384)	4	31767	-7%	2117685	130%	-

#### Results on Multiple GPUs

BT: BERT; WD: Wide&Deep; FM: DeepFM; batch sizes in parenthesis; TF: TensorFlow; MS: MindSpore; imp.: improvements

models	GPUs	TF	XLA/TF	MS	APOLLO/MS	imp.
BT-base(32)	8	1244.9	96%	944.4	247%	34%
BT-base(64)	8	1555.4	117%	1333.1	222%	27%
BT-large(4)	4	66.94	33%	37.62	133%	-2%
WD(16000)	8	8086178	1%	4964319	87%	13%
FM(16384)	4	31767	-7%	2117685	130%	-


• The throughput of MindSpore falls behind, sometimes significantly, than those of TensorFlow and XLA, but it outperforms the latter two by  $1.96\times$  and  $1.18\times$ , respectively.

#### Results on Ascend 910 chips



Throughput of BERT and PanGu- $\alpha$  [13] (examples/s) on Ascend. Batch sizes are in parentheses. Higher is better.

#### Results on Ascend 910 chips



Throughput of BERT and PanGu- $\alpha$  [13] (examples/s) on Ascend. Batch sizes are in parentheses. Higher is better.

 APOLLO brings about a mean improvement of 19.7% over MindSpore when targeting Ascend 910 chips.

 APOLLO extends the search space of fusion by considering more operator types, generating more profitable across-layer schedules originally hindered by operator boundaries;

- APOLLO extends the search space of fusion by considering more operator types, generating more profitable across-layer schedules originally hindered by operator boundaries;
- APOLLO addresses the scalability issue of fusion by allowing reverse feedback from the operator-level optimizer, achieving a fully automatic fusion framework:

- APOLLO extends the search space of fusion by considering more operator types, generating more profitable across-layer schedules originally hindered by operator boundaries;
- APOLLO addresses the scalability issue of fusion by allowing reverse feedback from the operator-level optimizer, achieving a fully automatic fusion framework:
- APOLLO enhances the performance of deep learning workloads by modeling both data locality and parallelism, producing more efficient code than the state of the art:

- APOLLO extends the search space of fusion by considering more operator types, generating more profitable across-layer schedules originally hindered by operator boundaries;
- APOLLO addresses the scalability issue of fusion by allowing reverse feedback from the operator-level optimizer, achieving a fully automatic fusion framework;
- APOLLO enhances the performance of deep learning workloads by modeling both data locality and parallelism, producing more efficient code than the state of the art;
- APOLLO exhibits reasonable JIT compilation overhead, demonstrating its effectiveness using rather difficult real-life training workloads.

#### References

 ABADI, M., BARHAM, P., CHEN, J., CHEN, Z., DAVIS, A., DEAN, J., DEVIN, M., GHEMAWAT, S., IRVING, G., ISARD, M., KUDLUR, M., LEVENBERG, J., MONGA, R., MOORE, S., MURRAY, D. G., STEINER, B., TUCKER, P., VASUDEVAN, V., WARDEN, P., WICKE, M., YU, Y., AND ZHENG, X.

Tensorflow: A system for large-scale machine learning.

In Proceedings of the 12th USENIX Conference on Operating Systems Design and Implementation (Berkeley, CA, USA, 2016), OSDI'16, USENIX Association, pp. 265–283,

- [2] BAGHDADI, R., RAY, J., ROMDHANE, M. B., DEL SOZZO, E., AKKAS, A., ZHANG, Y., SURIANA, P., KAMIL, S., AND AMARASINGHE, S.
  - Tiramisu: A polyhedral compiler for expressing fast and portable code.

    In Proceedings of the 2019 IEEE/ACM International Symposium on Code Generation and Optimization (Piscataway, NJ, USA, 2019). CGO 2019, IEEE Press, pp. 193–205.
- [3] Chen, T., Moreau, T., Jiang, Z., Zheng, L., Yan, E., Cowan, M., Shen, H., Wang, L., Hu, Y., Ceze, L., Guestrin, C., and Krishnamurthy, A.
  - Tvm: An automated end-to-end optimizing compiler for deep learning.

    In Proceedings of the 12th USENIX Conference on Operating Systems Design and Implementation (Berkeley, CA, USA, 2018), OSDI'18, USENIX Association, pp. 579–594.
- [4] CYPHERS, S., BANSAL, A. K., BHIWANDIWALIA, A., BOBBA, J., BROOKHART, M., CHAKRABORTY, A., CONSTABLE, W., CONVEY, C., COOK, L., KANAWI, O., KIMBALL, R., KNIGHT, J., KOROVAIKO, N., KUMAR, V., LAO, Y., LISHKA, C. R., MENON, J., MYERS, J., NARAYANA, S. A., PROCTER, A., AND WEBB, T. J. Intel ngraph: An intermediate representation, compiler, and executor for deep learning, 2018.
- [5] GOOGLE.XIa: Optimizing compiler for machine learning, 2017.
- [6] JIA, Z., PADON, O., THOMAS, J., WARSZAWSKI, T., ZAHARIA, M., AND AIKEN, A. Taso: Optimizing deep learning computation with automatic generation of graph substitutions. In Proceedings of the 27th ACM Symposium on Operating Systems Principles (New York, NY, USA, 2019), SOSP'19, ACM, pp. 47–62.

#### References

- [7] LIAO, H., TU, J., XIA, J., LIU, H., ZHOU, X., YUAN, H., AND HU, Y. Ascend: a scalable and unified architecture for ubiquitous deep neural network computing: Industry track paper. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA) (2021), pp. 789–801.
- [8] MA, L., XIE, Z., YANG, Z., XUE, J., MIAO, Y., CUI, W., HU, W., YANG, F., ZHANG, L., AND ZHOU, L. Rammer: Enabling holistic deep learning compiler optimizations with rtasks. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) (Nov. 2020), USENIX Association, pp. 881–897.
- [9] MEHTA, S., LIN, P.-H., AND YEW, P.-C. Revisiting loop fusion in the polyhedral framework. In Proceedings of the 19th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (New York, NY, USA, 2014), PPoPP'14, ACM, pp. 233–246.
- [10] PASZKE, A., GROSS, S., MASSA, F., LERER, A., BRADBURY, J., CHANAN, G., KILLEEN, T., LIN, Z., GIMELSHEIN, N., ANTIGA, L., DESMAISON, A., KOPF, A., YANG, E., DEVITO, Z., RAISON, M., TEJANI, A., CHILAMKURTHY, S., STEINER, B., FANG, L., BAI, J., AND CHINTALA, S. Pytorch: An imperative style, high-performance deep learning library.

In Advances in neural information processing systems (2019), pp. 8026-8037.

[11] VASILACHE, N., ZINENKO, O., THEODORIDIS, T., GOYAL, P., DEVITO, Z., MOSES, W. S., VERDOOLAEGE, S., ADAMS, A., AND COHEN, A.
The next 700 accelerated layers: From mathematical expressions of network computation graphs to accelerated gpu

The next 700 accelerated layers: From mathematical expressions of network computation graphs to accelerated gpu kernels, automatically.

ACM Trans. Archit. Code Optim. 16, 4 (Oct. 2019).

[12] WEI, R., SCHWARTZ, L., AND ADVE, V. Dlvm: A modern compiler infrastructure for deep learning systems, 2018.

Conclusion References 2022.08.29, Santa Clara 19 / 21

#### References

- [13] ZENG, W., REN, X., SU, T., WANG, H., LIAO, Y., WANG, Z., JIANG, X., YANG, Z., WANG, K., ZHANG, X., LI, C., GONG, Z., YAO, Y., HUANG, X., WANG, J., YU, J., GUO, Q., YU, Y., ZHANG, Y., WANG, J., TAO, H., YAN, D., YI, Z., PENG, F., JIANG, F., ZHANG, H., DENG, L., ZHANG, Y., LIN, Z., ZHANG, C., ZHANG, S., GUO, M., GU, S., FAN, G., WANG, Y., JIN, X., LIU, Q., AND TIAN, Y.
  - Pangu- $\alpha$ : Large-scale autoregressive pretrained chinese language models with auto-parallel computation, 2021.
- [14] ZHAO, J., BASTOUL, C., YI, Y., HU, J., NIE, W., ZHANG, R., GENG, Z., LI, C., TACHON, T., AND GAN, Z. Parallelizing neural network models effectively on gpu by implementing reductions atomically. In Proceedings of the 31st International Conference on Parallel Architectures and Compilation Techniques (2022), PACT'22. ACM.
- [15] Zhao, J., and Di, P. Optimizing the memory hierarchy by compositing automatic transformations on computations and data. In Proceedings of the 53rd IEEE/ACM International Symposium on Microarchitecture (Piscataway, NJ, USA, 2020), MICRO-53. IEEE Press. pp. 427–441.
- [16] Zhao, J., Li, B., Nie, W., Geng, Z., Zhang, R., Gao, X., Cheng, B., Wu, C., Cheng, Y., Li, Z., Di, P., Zhang, K., and Jin, X.
  - Akg: Automatic kernel generation for neural processing units using polyhedral transformations.

    In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation (New York, NY, USA, 2021), PLDI 2021, Association for Computing Machinery, pp. 1233–1248.
- [17] ZHENG, Z., ZHAO, P., LONG, G., ZHU, F., ZHU, K., ZHAO, W., DIAO, L., YANG, J., AND LIN, W. Fusionstitching: Boosting memory intensive computations for deep learning workloads, 2020.

#### Questions & Answers

Scan the QR code to obtain the paper/code repository/artifact.







#### Thank you!



Any Questions?