







SIRIUS: Harvesting Whole-program Optimization Opportunities for DNNs

Yijin Li*+[^] Jiacheng Zhao*+^{#^} Qianqi Sun*+ Haohui Mai [&] Lei Chen*+ Wanlu Cao*+ Yanfan Chen*+ Zhicheng Li*+ Ying Liu*[#] XinYuan Zhang* Xiyu Shi* Jie Zhao† Jingling Xue[†] Huimin Cui*+ Xiaobing Feng*+

SKLP, Institute of Computing Technology, CAS*

University of Chinese Academy of Sciences+

HengMuXing Technologies[&]

State Key Laboratory of Mathematical Engineering and Advanced Computing[†]

The University of New South Wales⁺

ZhongGuanCun Laboratory#

Equal Contribution^

中关村实验室

ZGC Lab

Fusion is key for optimizing accelerator program

- Widely adopted in deep learning compiler and frameworks
 - Fuse producer-consumer operators by data reuse
 - Improve accelerator performance:
 - Reduced kernel launch costs (~2.5µs)
 - Minimizing data traffic to off-chip memory (1.55 TB/s for global vs 54 TB/s for shared)



Memory Unit	Bandwidth (TB/s)
Global	1.55
L1	54
L2	4.8
Shared	54

An example for fusion: Conv + Relu

Bandwidth of NVIDIA A100

Fusion in deep learning compiler/framework



STOA fusion work miss certain fusion opportunities



The sub-graph of BERT

	IF	Apollo	IKI	SIRIUS
#of Kernels	9	6	4	1
#of Threads	1,022,976	912,384	898,560	12,288
Runtime(µs)	54.00	46.20	29.91	15.82
Total SASS insts.(10 ⁵)	47.15	38.18	33.38	7.69

Performance characteristics

SIRIUS optimizes whole-program from the bottom



Challenge #1: Design IR to facilitate dependence

- Dependency is key for fusion
- Operator dependence is on data flow graph
- Kernel dependence is non-trivial on source code



one-to-one: relu one-to-many: resize

many-to-many: conv

Data flow graph



Source code

Challenge #2 Fusion and code generation on low level IR



SIRIUS: Whole-program Optimizer for DNNs

1. Whole-program Representation How to represent source code for fusion? 2. Whole-program Optimization How to optimize fusion and code generation?



Overall Architecture for SIRIUS

UAR: modeling whole-program using polyhedral representation



UAR: LLVM IR falls short in modeling CUDA parallelism

- CUDA kernels are executed N times in parallel by N different CUDA threads
- LLVM IR use intrinsic function to represent threads and blocks
- Intrinsic function is scalar and cannot model CUDA parallelism

Grid								
Thread Block	Thread Block	Thread Block	Thread Block					
Thread Block	Thread Block	Thread Block	Thread Block					

```
CUDA parallelism: Grid of Thread Blocks.
```

```
// Kernel definition
__global__ void VecAdd(float* A, float* B, float* C)
    int i = threadIdx.x
    C[i] = A[i] + B[i];
            A sample code for VecAdd CUDA kenel
define void @VecAdd(float addrspace(1)* %A, float addrspace(1)* %B, float
addrspace(1)* %C) {
entry:
  ; get threadIdx with intrinsic function.
 %idx = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x() readnone nounwind
 %ptrA = getelementptr float, float addrspace(1)* %A, i32 %idx
 %ptrB = getelementptr float, float addrspace(1)* %B, i32 %idx
                                                                 10
            LLVM IR for VecAdd CUDA kernel.
```

UAR: explicit loop nest to model CUDA parallelism

Use induction variable of loop to represent threadIdx and blockIdx

```
void add(half* in1, half* in2, half* out) {
              int idx = blockIdx.x * threadDimx + threadIdx.x;
              out[idx] = in1[idx] + in2[idx];
          }
                      a cuda kernel sample code.
               Model as loop
void add(half* in1, half* in2, half* out) {
    for (int blockIdx.x = 0; blockIdx < blockDimx; blockIdx++) {</pre>
        for (int threadIdx.x = 0; threadIdx < threadDimx; threadIdx++) {
            int idx = blockIdx * threadDimx + threadIdx;
            out[idx] = in1[idx] + in2[idx];
                       The equaivalent sample code.
```

UAR: a data dependency graph

- Local UAR is UAR for every function or kernel
- Global UAR is UAR for whole-program
- Loop can be unified by polyhedral model^[1] to model dependence.



[1] Zhao J, Kruse M, Cohen A. A polyhedral compilation framework for loops with dynamic data-dependent bounds[C]//Proceedings of the 27th International Conference on Compiler Construction. 2018: 14-24.

[2] Bondhugula U K. Effective automatic parallelization and locality optimization using the polyhedral model[D]. The Ohio State University, 2008.

Constructing local UAR: GEMM example

UAR is a data dependency graph

- Node is a statement
- Edge is the polyhedral dependence between statements



Constructing global UAR: an algorithm



Computing graph and pseudo code

The process of solving global UAR

Global UAR of whole-program

Two challenges for fusion from whole-program

1. Whole-program Representation How to represent source code for fusion? 2. Whole-program Optimization How to optimize fusion and code generation?



Overall Architecture for SIRIUS

Challenge #2 Fusion and code generation on low level IR

Three questions for whole-program optimization.



Modeling kernel fusion as standard loop transformation

- UAR is based on polyhedral model
- ISL is an integer set library for the polyhedral Model
- Take LSTM for example: Loop in (a) is transformed to that in (b)



Code generation and optimization

- Collaborate with native compiler for post-fusion optimization
 - Apply CSE, Constant Propagation, redundent sync elimination





(b) Global UAR for fused kernel after opt.

Auto-tune to select the best fusion schedule



Overall Arthicture for SIRIUS

Summary

1. Whole-program Representation:

Model CUDA threads and blocks as Loop and Polyhedra Clone-based bottom-up analysis

2. Whole-program Optimization:

Use ISL to solve fusion schedule Generate code using post-fusion optimization Auto-tuning to select the best fusion schedule



Overall Arthicture for SIRIUS

Evaluation setup

• Hardware:

- two Intel Xeon Gold 6248 CPUs
- 768GB of DDR4 memory
- an NVIDIA A100 GPU
- Software:
 - Ubuntu 22.04
 - CUDA 11.8
 - TensorFlow 1.15.5
 - TensorRT 7.2

End-to-end performance on NVIDIA GPU



Performance Evaluation on NVIDIA A100.

Performance breakdown of SIRIUS

SIRIUS benefits from both fusion and post-fusion optimization



Performance breakdown for BERT and LSTM on NVIDIA A100

Case study: LSTM model

Vertical fusion is better than horizontal fusion for LSTM



- ✓ Vetical fusion reduces parallelism
- ✓ Post-fusion optimization improves performance



(c) Horizontal fusion (in Rammer)

Conclusion



SIRIUS: whole-program optimizer for DNNs ✓ Whole-program representation to do fusion ✓ Whole-program optimization on fusion and code generation

global

kernel(...) {

void

AI compiler

Native compiler

SIRIUS

Thanks!

liyijin@ict.ac.cn